UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

APU Floating Point Unit

Product Description

The Xilinx Auxiliary Processor Unit (APU) Floating-Point Unit LogiCORE™ is a single-precision floating-point unit designed for the PowerPC™ 405 embedded microprocessor of the Virtex®-4 FX FPGA family. It is tightly coupled to the PowerPCTM core with the APU interface. The FPU is not Power-ISA compliant and provides support for floating-point arithmetic operations in single precision only.

Key Features & Benefits

  • Compatible with the IEEE-754 standard for single-precision floating-point arithmetic, with minor and documented exceptions
  • Decodes and executes standard single-precision PowerPC floating-point instructions
  • Uses autonomous instruction issue to hide arithmetic latency and decrease cycles per instruction
  • Provides optional divide and square-root operators for increased flexibility
  • Integrated into Xilinx Embedded Development Kit (EDK) design flow

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

xilinx-131x43
Get License
  • Bundled With: Embedded Development Kit
  • License: Xilinx End User License Agreement
Page Bookmarked