Xilinx is now part ofAMDUpdated Privacy Policy

Audio I2S

Overview

Product Description

The Xilinx® LogiCORE™ IP I2S Transmitter and Receiver cores are soft IP cores in Xilinx Vivado design suite which make it easy to implement Inter-IC-Sound (I2S) interface used to connect audio devices for transmitting and receiving PCM audio. 


Key Features and Benefits

  • AXI4S Compliant
  • Can be configured up to 4 I2S interfaces, each channel supporting 2 audio channels
  • Can be configured up to 4 stereo or 8 independent channels
  • 16/24 bit data support
  • Master I2S mode
  • Configurable FIFO depth
  • AES Channel Status Extraction/Insertion
  • License free IPs

Resource Utilization


Support

Documentation

Featured Documents

Default Default Title Document Type Date