UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Chipscope PLBv46 Integrated Bus Analyzer (IBA)

Product Description

The ChipScope™ PLB IBA core is a specialized Bus Analyzer core designed to debug embedded systems that contain the IBM CoreConnect™ Processor Local Bus (PLB) version 4.6. The ChipScope PLB46 IBA core in EDK is based on a Tcl script that generates an HDL wrapper to the PLB IBA and calls the ChipScope Core Generator to generate the netlist based on user parameters.

Key Features & Benefits

  • Probes the master, slave, arbiter, and error status signals of the PLBv46 bus
  • Probes the PLBv46 OR'ed slave signals
  • Automatically adjusts ports to the PLBv46 bus width
  • Separates master, slave, and error status signals into independent match units which can be enabled or disabled by a design parameter
  • Allows independent enabling or disabling of probed master, slave, and error status signals for data capture
  • Supports trigger port customization by a design parameter
xilinx-131x43
Page Bookmarked