Product Description
Clock Verification IP can be used to generate clock signals in testbench.
There is no license required to use Clock VIP.
Key Features and Benefits
- SystemVerilog interface based
- Supports master mode and pass-through mode both
- Example design delivered in IP integrator
Support
Design Tools:
Related Products
Featured Documents
Default
Default
Title
Document Type
Date