UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

DCR Interrupt Controller

Product Description

A DCR Interrupt Controller is composed of a bus-centric wrapper containing the IntC core and a DCR bus interface. The IntC core is a simple, parameterized interrupt controller that, along with the appropriate bus interface, attaches to either the OPB (On-chip Peripheral Bus) or the DCR (Device Control Register) bus.

Key Features & Benefits

  • Priority between interrupt requests is determined by vector position. The least significant bit (LSB, in this case bit 0) has the highest priority.
  • Modular design provides core interrupt controller functionality instantiated within a bus interface design (currently OPB and DCR buses supported).
  • DCR v2.0 bus interface.
  • Supports address bus width of 10-bits and data bus width of 32-bits for DCR interface.
  • Number of interrupt inputs is configurable up to the width of the data bus.

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

xilinx-131x43
  • Bundled With: Embedded Development Kit
  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked