NVMe Target Controller (NVMeTC)

Overview

Product Description

The Xilinx NVMe Target Controller IP allows for the implementation of an NVMe device inside the FPGA. The IP works in tandem with the Xilinx QDMA Subsystem for PCI Express and exposes an NVMe 1.3 spec compliant device view to the host.


Key Features and Benefits

The IP manages the following functions:

  1. Exposes and emulates the NVMe controller registers as defined in the NVMe 1.3 specification.
  2. Manages the Submission Queue (SQ)/Completion Queue (CQ) doorbells from the host.
  3. Arbitrates across available SQs and programs the QDMA to fetch the required Submission Queue entries (SQEs).

 

  1. Parses the SQEs and programs the QDMA to fetch the SGLs/PRP list if applicable.
  2. Programs the QDMA for data transfer between host and FPGA (for reads or writes) based on instruction from the application/user logic.

IP Performance and Resource Utilization Data


Support

Documentation

Featured Documents

Default Default Title Document Type Date