We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

PowerPC 440 DDR2 Memory Controller

Product Description

This data sheet describes the DDR2 Memory Controller reference design for the PowerPC® 440 block embedded in the Virtex®-5 FXT Platform FPGAs. It interfaces with the Memory Controller Interface (MCI) and provides the control interface for DDR2 memory.

Key Features & Benefits

  • Supports a maximum performance of 333 MHz in the fastest speed grade
  • Supports 16-bit, 32-bit, and 64-bit data widths, and 72-bit data width with ECC (DQ:DQS = 8:1) 
  • Supports DDR2 SDRAM single-rank registered DIMMs and components
  • Supports bank management (up to four banks open)

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

  • License: Xilinx End User License Agreement
Page Bookmarked