Xilinx provides a no charge Dune Network compliant RXAUI core to ensure first time success in your design.
No charge parameterizable core that utilizes the Kintex® UltraScale™, Virtex® UltraScale Virtex-7, Artix®-7, Kintex-7, Viratex-7, Zynq®-7000, and Virtex-6 Transceivers to support the RXAUI function.
The Xilinx Reduced 10 Gigabit Attachment Unit Interface (RXAUI) LogiCORE™ IP provides a 2-lane high speed serial interface at 6.25 Gbps, providing up to 10 Gigabits per second (Gbps) total throughput for Dune Networks RXAUI specification. Operating at an internal clock speed of 156.25 MHz, the core includes the XGMII Extender Sublayers (DTE and PHY XGXS), and the 10GBASE-X sublayer, as described in clauses 47 and 48 of IEEE 802.3-2012. In addition, the core supports an optional serial MDIO management interface for accessing the IEEE 802.3-2012 clause 45 management registers. The MDIO interface may be omitted to save logic, in which case a simplified management interface is provided via bit vectors.
Key Features and Benefits
- Designed to Dune Networks RXAUI specification
- Interoperability tested with Dune Networks device
- Uses two transceivers at 6.25 Gbps line rate to achieve 10-Gbps data rate
- Implements DTE XGXS, PHY XGXS, and 10GBASE-X PCS in a single single encrypted HDL
- Uses device-specific transceivers for the RXAUI interface
- IEEE 802.3-2012 clause 45 MDIO interface (optional)
- Available under End User License Agreement