UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

XPS External Peripheral Controller

Product Description

This specification defines the architecture and interface requirements for the External Peripheral Controller (EPC). The controller supports data transfers between the Processor Local Bus (PLB) and the external synchronous and/or asynchronous peripheral devices.

Key Features & Benefits

  • Connects as a 32-bit slave on PLB V4.6 buses of 32-bit, 64-bit or 128-bit
  • PLB interface with byte enable support
  • Parameterized support of up to four external peripheral devices with each device configured with separate base address and high address range
  • Supports both synchronous and asynchronous access modes of peripheral devices with the support for a separate clock domain for synchronous peripheral devices
  • Supports both multiplexed and non-multiplexed address and data buses

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

xilinx-131x43
  • Bundled With: Embedded Development Kit
  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked