Xilinx is now part ofAMDUpdated Privacy Policy

XPS LocalLink FIFO

Overview

Product Description

This core allows memory mapped access to a LocalLink interface. The core can be used to interface to the XPS_LL_TEMAC without the need to use DMA. Other uses include interfacing to the LocalLink interfaces on PLBv46_PCIe and PLBv46_PCI.


Key Features and Benefits

  • 32 Bit PLBv46 slave interface with point to point optimizations.
  • Independent internal 2K byte TX and RX data FIFOs
  • Full duplex operation.
  • Provides interrupts for many error and status conditions.

Support

Documentation

Featured Documents

Default Default Title Document Type Date