We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

XPS Mutex

Product Description

In a multi processor environment the processors share common resources. The mutex provides a mechanism for mutual exclusion to enable one process to gain exclusive access to a particular resource. XPS Mutex core contains a configurable number of mutexes. Each of these can be associated with a 32-bit User configuration register to store arbitrary data.

Key Features and Benefits

  • PLB interface is based on PLB v4.6 specification
  • Configurable number of PLB interfaces from 1 to 8
  • Configurable asynchronous or synchronous interface operation
  • Configurable USER register


  • Configurable number of mutexes
  • Configurable CPUID width
  • Configurable enhanced security through hardware identification support


Featured Documents

Default Default Title Document Type Date
Page Bookmarked