UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

A Complex Programmable Logic Device (CPLD) is a combination of a fully programmable AND/OR array and a bank of macrocells. The AND/OR array is reprogrammable and can perform a multitude of logic functions. Macrocells are functional blocks that perform combinatorial or sequential logic, and also have the added flexibility for true or complement, along with varied feedback paths.

Traditionally, CPLDs have used analog sense amplifiers to boost the performance of their architectures. This performance boost came at the cost of very high current requirements. CoolRunner™-II CPLDs, created by Xilinx, use an innovative all-digital core to achieve the same levels of performance at ultra-low power requirements. This allows designers to use the same CPLD architecture for both high-performance and low-power designs.

The removal of analog sense amplifiers also makes the architecture scalable, allowing for aggressive cost reduction and feature enhancement with each successive process generation.

CPLD Benefits

CPLDs perform a variety of useful functions in systems design due to their unique capabilities and as the market leader in programmable logic solutions, Xilinx provides a total solution to a designer's CPLD needs.

  • Change your design instantly for no cost as many times as you like
    • Speeds your product time to market
  • Build reconfigurable systems, fix ASIC bugs, upgrade system functions anytime from anywhere
    • Saves time, lowers development cost, and simplifies the design
  • High performance, low power operation
  • Wide range of packaging
  • Advanced system features
  • Highest I/O per macrocell counts
  • Fits easily into existing design flow
    • Saves time, lowers cost, simplifies design
  • Free, powerful ISE® WebPACK™ Software tools offer the most complete, easy-to-use desktop software solution for developing any Xilinx CPLD.
  • Reprogrammable to fix system bugs
  • Replaces TTL and ASSPs to reduce board components and improve reliability
    • Lowers design cost, system cost, and maintenance cost
  • Programming kept on power down
  • CPLD functions available instantly on system power up
  • Almost impossible to steal stored design
    • Improves security, simplifies design

Xilinx CPLD Solution

Understanding the features and benefits of using CPLDs can help enable ease of design, lower development costs, and speed products to market.

Features CoolRunner-II
Core Voltage 1.8
Macrocells 32-512
I/Os   21-270
I/O Tolerance 1.5V, 1.8V, 2.5V, 3.3V
TPD / ƒ max  (fastest) 3.8/323
Ultra Low Standby Power 28.8µW*
I/O Standards LVTTL, LVCMOS, HSTL, SSTL

Lowest system power consumption can be achieved with the CoolRunner-II advanced feature DataGATE.

Designing with CPLDs

Understanding the features and benefits of using CPLDs can help enable ease of design, lower development costs, and speed products to market.

In choosing the CPLD that is right for a design, you need to make the following determinations (the priority of each will vary according to your design):

  • Density and I/O
    • You can find the size of Xilinx CPLD required (logic density and I/O) for your design by submitting your design to the free downloadable ISE WebPACK software.
  • Performance
    • Xilinx CPLDs come in a variety of speed grades so that you only pay for the performance you need. Use ISE WebPACK to determine the speed grade you need to meet your system timing requirements.
  • Voltage and Power
    • Different Xilinx CPLD families have different voltage (supply and I/O) and power (standby and dynamic) requirements.
  • Packaging
    • Xilinx CPLDs come in a range of packages, from inexpensive QFP packages to ultra small chip-scale pages, to high-I/O-count BGA packages.
  • To implement basic CPLD design, you will need our free ISE WebPACK Software tool. Beyond ISE WebPACK software tools, Xilinx offers a variety of software packages to meet various design requirements.

After selecting a CPLD device and downloading the necessary software, implementing the design is next. Implementation includes:

  • Design entry
  • Programming and testing the prototype
  • Documentation

There are several ways to purchase Xilinx solutions:

Each outlet offers silicon, software, programming hardware and more. The Xilinx sales offices and customer support center make sure that the use of Xilinx CPLDs is a simple and satisfying experience.

Start Designing with CPLDs

Take these steps to start your CPLD design today!

Page Bookmarked