CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
USA
Phone: +1-201-391-8300
Fax: +1-201-391-8694
E-mail: info@cast-inc.com
URL: www.cast-inc.com

Features
- Available under terms of the SignOnce IP License
- Compliant to the FIPS 180-2 specification for SHA-256
- Bit padding
- $2^{64}$-1 bits maximum message length
- Supported Message lengths multiple of 8-bits
- Initial values of Chaining Variables selected before synthesis
- 66 processing cycles per message block
- Fully stallable input and output interfaces, ideal for streaming applications
- Robust verification environment includes bit-accurate software model

Table 1: Example Implementation Statistics for Xilinx® FPGAs

<table>
<thead>
<tr>
<th>Family</th>
<th>Example Device</th>
<th>Fmax (MHz)</th>
<th>Slices</th>
<th>IOB</th>
<th>GCLK</th>
<th>BRAM</th>
<th>MULT/ DSP48</th>
<th>DCM / CMT</th>
<th>MGT</th>
<th>Design Tools</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spartan™-3</td>
<td>XC3S400-5</td>
<td>75</td>
<td>817</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
<tr>
<td>Spartan™-3E</td>
<td>XC3S400E-5</td>
<td>95</td>
<td>1,007</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
<tr>
<td>Virtex™-II</td>
<td>XC2V250-6</td>
<td>107</td>
<td>830</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
<tr>
<td>Virtex™-II Pro</td>
<td>XC2VP2-7</td>
<td>120</td>
<td>815</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
<tr>
<td>Virtex™-4</td>
<td>XC4VLX15-12</td>
<td>144</td>
<td>829</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
<tr>
<td>Virtex™-5</td>
<td>XC5VLX30-3</td>
<td>175</td>
<td>433</td>
<td>297</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>ISE™ 9.2.01i</td>
</tr>
</tbody>
</table>

Notes:
1) Actual slice count dependent on percentage of unrelated logic – see Mapping Report File for details
2) Assuming all core I/Os and clocks are routed off-chip
SHA256

Figure 1: SHA256 Block Diagram

Applications

The high-performance SHA256 core is suitable for a variety of applications, including:

- E-commerce
- Data integrity
- Bulk Encryption
- High speed networking equipment
- Secure wireless applications

General Description

The SHA256 core is a high-performance implementation of the SHA-256 Secure Hash message digest Algorithm. This one-way hash function conforms to the 1995 US Federal Information Processing Standard (FIPS) 180-2. It accepts a large, variable-length message and produces a fixed-length message authorization code.

The core is composed of two main modules, the SHA256 Engine Module and the Input Interface Module as shown in the block diagram. The SHA256 Engine Module applies the SHA256 loops on a single 512-bit message block, while the Input Interface Module performs the message padding.

The processing of one 512-bit block is performed in 66 clock cycles and the bit-rate achieved is 7.75Mbps / MHz on the input of the SHA256 core.

The SHA256 core is equipped with fully-stallable input and output interfaces. These enable the user’s application to stop the input stream according to a data arrival rate, or to stop the output stream when the core is not able to receive data.

The core has been evaluated in a variety of technologies, and is available optimized for ASICs or FPGAs. Representative results show that the core fits in a variety of Xilinx devices, requiring, for example, about 750 slices for Virtex-5. The complete deliverables feature comprehensive documentation, and a bit-accurate software model (BAM).

Functional Description

The input message data is passed in 32-bit words to the core, masked with the input_valid signal. As long as the input_ready signal is active, the external application should keep feeding input data to the core. When the core has received a complete message 512-bit packet, it pauses the
input stream, and continues the message processing internally. When the message is processed and the core is ready for the next message, the core permits input data to be fed again. On the final message block, when the last 32-bit word is written, the last_word input must be activated, to indicate that a hash value has to be generated to the core’s output. Along with the last_word, the last_bytes input must indicate how many bytes are valid in the last word, so that the padding unit knows how many bytes to pad.

**Core Modifications**

The core can easily be modified to support programmable Initial Vectors in place of the constants defined in the algorithm’s specification. Contact CAST for more information.

**Export Permits**

Strong encryption technology is governed internationally by export regulations. Contact CAST to verify if your country qualifies for exportation of this technology.

**Core I/O Signals**

The core signal I/O have not been fixed to specific device pins to provide flexibility for interfacing with user logic. Descriptions of all signal I/O are provided in Table 2.

**Table 2: Core I/O Signals.**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>Clock Input</td>
</tr>
<tr>
<td>enable</td>
<td>Input</td>
<td>Enable</td>
</tr>
<tr>
<td>clr</td>
<td>Input</td>
<td>Synchronous clear</td>
</tr>
<tr>
<td>rst</td>
<td>Input</td>
<td>Asynchronous reset</td>
</tr>
<tr>
<td>msg_in</td>
<td>Input</td>
<td>Input Message data</td>
</tr>
<tr>
<td>msg_valid</td>
<td>Input</td>
<td>Masks valid input data on msg_in input bus</td>
</tr>
<tr>
<td>msg_ready</td>
<td>Output</td>
<td>Flag that shows if the core can accept input data on msg_in bus, in the current clock cycle</td>
</tr>
<tr>
<td>msg_last</td>
<td>Input</td>
<td>Marks the current word being written as the last word of the message</td>
</tr>
<tr>
<td>msg_size</td>
<td>Input</td>
<td>Provides the number of valid bytes in the msg_in input bus during the last message word transfer</td>
</tr>
</tbody>
</table>

**Hash Value Output Interface**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hash_out</td>
<td>Output</td>
<td>Hash Value output bus</td>
</tr>
<tr>
<td>hash_valid</td>
<td>Output</td>
<td>Masks valid data on the hash_out bus</td>
</tr>
<tr>
<td>hash_ack</td>
<td>Input</td>
<td>Acknowledge signal indicating that the hash value was accepted</td>
</tr>
</tbody>
</table>

**Verification Methods**

The SHA256 core has been verified through extensive simulation and rigorous code coverage measurements. It has also been verified in a prototyping FPGA board platform.

**Recommended Design Experience**

The user must be familiar with HDL design methodology as well as instantiation of Xilinx netlists in a hierarchical design environment.
SHA256

Ordering Information

This product is available directly from Xilinx Alliance Program member CAST under the terms of the SignOnce IP License. Please contact CAST for pricing and additional information about this product using the contact information on the front page of this datasheet. To learn more about the SignOnce IP License program, contact CAST or visit the web:

- Email: commonlicense@xilinx.com
- URL: www.xilinx.com/ipcenter/signonce

This product is available directly from Xilinx Alliance Program member CAST. Please contact CAST for pricing and additional information about this product using the contact information on the front page of this datasheet. The SHA256 core is licensed from Alma Technologies, S.A.

Related Information

Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

- Xilinx, Inc.
  2100 Logic Drive
  San Jose, CA 95124
  Phone: +1 408-559-7778
  Fax: +1 408-559-7114
  URL: www.xilinx.com