We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10086

5.1i ISE - VHDL Source code - "Create symbol" fails with "ERROR: This design does not contain an entity named my_design ..."


Keywords: VHDL, create, symbol, check, syntax

Urgency: Standard

General Description:
My VHDL source code passes the "Check syntax" command; however, the "Create symbol" process fails with the message:

"ERROR: This design does not contain an entity named <my_design> ..."


The "Create symbol" process parses the entire VHDL file, including the comments. If the comments contain invalid characters, the parser will fail.

To avoid this problem, remove the characters from the file.

The "Check syntax" utility does not check the commented lines, so the problem does not occur when this utility is executed.
AR# 10086
Date 08/13/2003
Status Archive
Type General Article
Page Bookmarked