We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 10407

CPLD XPLA - 3.1i Foundation Classic Schematic flow for CoolRunner


Keywords: XPLA, Foundation, Aldec, Classic, flow

Urgency: Standard

General Description:
How do I generate a netlist for a CoolRunner device using the Foundation Classic
3.1i Schematic tool?


Target the 9500 schematic libraries to create your design. The majority of the
components in this library are recognized by the CoolRunner software.

See WebPACK help and Technical Support -> CPLD WebPACK ISE -> Design
Methodologies and Hints -> Schematic Library Components for a list of components
that are in the 9500 library, but that cannot be used for CoolRunner designs.

On the top level, instead of using IPAD, OPAD, or IOPAD, simply use hierarchy
connectors (make sure to use the appropriate input/output/bidirectional connector).
When finished with the design, go to Options -> Create Netlist.

This will generate an ALB file, which is an intermediate format used by Aldec.

Go to Options -> Export Netlist, and select the .alb file of the top-level schematic.
This will then convert the Aldec format to an EDIF (.edn).

In WebPACK, you may import this netlist and target a CoolRunner device.

For details on how to do this, please see (Xilinx Solution 10036).
AR# 10407
Date 08/06/2003
Status Archive
Type General Article