UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10469

3.1i UNISIMS, SIMPRIMS - The output of dual-port block RAMs do not reset when RST is asserted, and a collision occurs.

Description

Keywords: UNISIMS, SIMPRIMS, block RAM, BlockRAM, reset, collision,
simulation, functional, timing

Urgency: Standard

General Description:
Dual-port block RAM models do not reset the output when RST is asserted,
and a collision between the signals occurs.

Solution

This problem is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the fix is 3.1i Service Pack 6.
AR# 10469
Date Created 08/29/2007
Last Updated 11/13/2002
Status Archive
Type ??????