We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 10578

3.1i CLKDLLHF - CLKDLLHF does not activate LOCK without a reset pulse in simulation. (Verilog)


Keywords: Unisim, CLKDLLHF, activate, reset, locked, simulation

Urgency: Standard

General Description:
In some cases, the locked signal on the CLKDLLHF does not
go high unless a reset pulse is supplied to the model. If the Reset
is just connected to ground, the CLKDLL model does not always
lock. In the device, Reset can be connected to ground and the
model will work.


This problem is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the fix is 3.1i Service Pack 6.
AR# 10578
Date 08/28/2002
Status Archive
Type ??????