You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i Virtex-E Speed Files - A speed modeling problem that affected the clock skew has been fixed.
Keywords: Virtex-E, speed, timing, clock, skew
A speed modeling problem which was affecting the clock skew has been fixed.
Was this Answer Record helpful?