AR# 10585

3.1i CPLD Hprep6 - XC9500 device operation does not match simulation

Description

Keywords: 9500, Jedec

Urgency: Hot

General Description:
For XC9500 (5V) devices: In Jedec generation, signal outputs do not match
the timing simulation. (This only affects XC9500 5-volt devices.)

Solution

This is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates.
The first service pack containing the fix is 3.1i Service Pack 6.

Was this Answer Record helpful?

AR# 10585
Date	08/23/2002
Status	Archive
Type	General Article

Aerospace & Defense

Automotive

Broadcast & Pro A/V

Consumer Electronics

Data Center

Emulation & Prototyping

Industrial

Healthcare / Medical

Test & Measurement

Wired & Wireless Communications

AI Inference Acceleration

Accelerated Applications

Devices

Evaluation Boards & Kits

Accelerators

Ethernet Adapters

Software Development Tools

Software Development Resources

Hardware Development Tools

Hardware Development Resources

Embedded Development

Core Technologies

Accelerated Applications

Support

Services

Company

Partners

Contact Us

Your cart is empty

AR# 10585

3.1i CPLD Hprep6 - XC9500 device operation does not match simulation

Description

Solution

Get to know us

News & Events

Media & Community

Product Support

Partners & Investors