You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
HDL Bencher - How do I add additional clock cycles to the wave window?
Keywords: Project Navigator, ISE, HDL Bencher, clock, simulation
HDL Bencher displays a set number of clock transitions. How do I add additional clock cycles to the waveform window?
To add more clock cycles, begin by zooming out. Then, drag the blue line that indicates the end of test bench to the right; this will cause more clock cycles to appear.
Was this Answer Record helpful?