We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10646

3.3i Foundation ISE Project Importer - Schematic I/O macros are incorrectly converted.


Keywords: ISE, Project Navigator, Importer, Aldec

Urgency: Standard

General Description:
Bus signals connected to PAD Macro Symbols do not appear in the entity declaration
when the VHDL is exported from Foundation.


Any busses connected from PAD Macro Symbols (i.e., ipad8, etc.) to IBUFs and/or IFDs,
or busses connected from OBUFs or OFDs to PAD Macro Symbols, must be named. If
not, the VHDL netlister will NOT put these busses in the entity declaration, and the design
will fail to process correctly.
AR# 10646
Date 10/21/2002
Status Archive
Type General Article
Page Bookmarked