You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
CORE Generator IP 3.1isp6 3_IP2 - Virtex-II RPMed 16x14 Distributed RAM
I am generating a 16x14 dual-port Distributed RAM (Distributed Memory v3) for
a Virtex II device, and I have it RPMed. This should fit into 14 slices; instead,
only 1 LUT is used per slice, and it maps to 28 slices.
This problem is fixed in Distributed Memory v4_0 (D_IP3), which is scheduled
to be released on March 9, 2001.
Was this Answer Record helpful?