General Description: When generating CORE Generator Multiply Generator v2_0, I encounter the following messages:
Xilinx Core Generator - An Error has Occurred. Sim has a problem implementing the selected core. Implementation netlist will not be generated.
ERROR: Sim Generator: Failure of Sim to implement customization parameters core mult_1
ERROR: Core mult_1 did not generate EDIF implementation netlist. (.EDN) file.
WARNING: Warnings and/or errors encountered while generating mult_1 (Multiplier 2.0) All output products requested may not have been generated.
ERROR: Elaboration failure for core Multiplier.
ERROR: Elaboration of core Multiplier failed.
Solution
This problem occurs when an input width of "1" is selected for port A. If applicable, generate a core with a width of "2" or greater, and tie the unnecessary upper bits to logic "1," or to the appropriate level.
This problem is scheduled to be fixed in the next IP update, due out in March, 2001.
Was this Answer Record helpful?
AR# 10698
Date
08/23/2002
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more