UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10930

11.1 Constraints - How do I lock four SRL16 components into one CLB?

Description

How do I lock four SRL16 components into one CLB?

Solution

You can do this by instantiating four SRL16 components in the ".ucf" file, as these components are primitives.

For example:

#### UCF file created by Project Navigator

INST "I7" HU_SET= GROUP1;

INST "I8" HU_SET= GROUP1;

INST "I7" RLOC=R0C0.S0;

INST "I8" RLOC=R0C0.S0;

INST "I11" HU_SET= GROUP1;

INST "I12" HU_SET= GROUP1;

INST "I11" RLOC=R0C0.S1;

INST "I12" RLOC=R0C0.S1;

INST "I11" RLOC_ORIGIN=R10C4;

In the above example:

- The last line is optional

- I7, I8, I11, and I12 are the four SRL16 components

AR# 10930
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article