We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10956

5.1i CORE Generator - D_IP2: The Pipelined Divider v2.0 latency is incorrect


General Description:

The Pipelined Divider v2.0 latency does not match the latency described by the data sheet.


The data sheet of the Pipelined Divider v2.0 is incorrect. In the "Latency" table, the columns for "Signed" and "Fractional" should be switched.

AR# 10956
Date 07/28/2010
Status Archive
Type General Article
Page Bookmarked