We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10988

FPGA Compiler II - A single start-up instantiation outputs two start-up blocks in the netlist.


Keywords: FPGA Compiler, start, startup, start-up, instantiation

Urgency: Standard

General Description:
A single start-up block is instantiated; however, two start-up blocks are defined in the netlist.


To prevent this, go to Edit Constraints -> Xilinx Options; un-check "Unlinked cells during
GSR mapping."

Then, perform the "Update Chip" operation.
AR# 10988
Date 04/20/2007
Status Archive
Type General Article
Page Bookmarked