AR# 10994


3.x FPGA Express - When I use the `include statement in Verilog files, relative or absolute files are not recognized.


Keywords: 3.1i, FPGA Express, fe_shell, Verilog, include, relative, paths

Urgency: Standard

General Description:
FPGA Express will not recognize absolute or relative paths while using the
`include statement in Verilog files. Examples of this are:

`include "c:\project\module.v"


`include "..\..\module.v"


You must have all of the Verilog files in the same directory so that the `include
statement will look like:

`include "module.v"

AR# 10994
Date 08/11/2003
Status Archive
Type General Article
People Also Viewed