General Description: FPGA Express will not recognize absolute or relative paths while using the `include statement in Verilog files. Examples of this are:
`include "c:\project\module.v"
or
`include "..\..\module.v"
Solution
You must have all of the Verilog files in the same directory so that the `include statement will look like: