UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11001

FPGA General Hardware - Does undershoot/overshoot compromise reliability of the device?

Description

Keywords: FPGA, overshoot, undershoot, reliability

Urgency: Standard

General Description:
Does ringing (overshoot and undershoot) compromise the reliability of an FPGA device?

Solution

For all FPGA families, ringing signals are not a cause for reliability concerns. To cause such
a problem, the Absolution Maximum DC conditions need to be violated for a considerable
amount of time (seconds).

Keep in mind, however, that ringing can create many functional issues, causing glitches, double-
clocking, setup/hold errors, etc.
AR# 11001
Date Created 02/15/2001
Last Updated 02/19/2001
Status Active
Type General Article