AR# 11469

|

3.1i XST - XST incorrectly processes the logical negation on a bus in Verilog. (a = !b)

Description

Keywords: Verilog, negation, bus, !

Urgency: Standard

General Description:
The logical negation (a = !b) on a bus is incorrectly processed by XST.

Solution

This problem is fixed in the latest 3.1i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates.
The first service pack containing the fix is 3.1i Service Pack 8.
AR# 11469
Date 08/19/2002
Status Archive
Type General Article
People Also Viewed