General Description: When I synthesize a VHDL project with FPGA Express 3.5, the following error occurs:
Error: Cannot create project. Exited with error code 001.
Solution
The following may resolve the issue:
Under the synthesis option for FPGA Express, check the "Enable Presto HDL Compiler" box and rerun the synthesis. (After synthesis, the box can be unchecked.)
This has been fixed in the 4.1i software release.
Was this Answer Record helpful?
AR# 11808
Date
09/09/2002
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more