General Description: When I synthesize a VHDL project with FPGA Express 3.5, the following error occurs:
Error: Cannot create project. Exited with error code 001.
Solution
The following may resolve the issue:
Under the synthesis option for FPGA Express, check the "Enable Presto HDL Compiler" box and rerun the synthesis. (After synthesis, the box can be unchecked.)