UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11827

4.1i CORE Generator - How do I create a distributed RAM FIFO that is deeper than 255?

Description

Keywords: COREGen, FIFO, distributed, RAM, depth, 255, IP, update, v3, v4

Urgency: Standard

General Description:
CORE Generator will not allow me to create distributed RAM-based FIFOs with depths that are greater than 255. How do I create deeper distributed FIFOs?

Solution

For information about synthesizing your own synchronous/asynchronous FIFOs, please refer to the following Xilinx Application notes:

- "170 MHz FIFOs using the Virtex Block SelectRam+ Feature" (http://www.xilinx.co.jp/xapp/xapp131.pdf)
- "Data-Width Conversion FIFOs Using the Virtex Block SelectRAM Memory" (http://www.xilinx.co.jp/xapp/xapp205.pdf)

The following links lead to the accompanying source files:

http://www.xilinx.com/txpatches/pub/applications/xapp/xapp131.zip
http://www.xilinx.com/txpatches/pub/applications/xapp/xapp205.zip
AR# 11827
Date Created 06/21/2001
Last Updated 09/11/2003
Status Archive
Type General Article