UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11958

4.1i Project Navigator - Testbench port mismatch from source will generate errors during simulation

Description

Keywords: port, std_logic, vector, downto, testbench, source

Urgency: Standard

General Description:
If a port is declared as "std_logic_vector (0 downto 0)" in a VHDL source file, the VHDL testbench generated by Project Navigator shows the port as "std_logic".

This will cause the following warning to be reported in ModelSim:

"# WARNING[1]: file.vhd(xx): Types do not match for port xxx."

The simulation will not start due to a type mismatch (binding) error.

Solution

If a testbench is to be generated by Project Navigator, "std_logic_vector (0 downto 0)" cannot be used in the source. The source port must be changed to "std_logic".

This issue has been fixed in the 5.1i release of the software.
AR# 11958
Date Created 07/16/2001
Last Updated 08/11/2003
Status Archive
Type General Article