UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12085

Virtex/-E/-II/-II Pro, Spartan/-XL/-II/-IIE/-3 IBIS - How do I simulate JTAG pins using the Xilinx IBIS models?

Description

How do I simulate JTAG pins using the Xilinx IBIS models?

Solution

Use the IBIS models provided by Xilinx, with the following settings, to simulate the JTAG TAP pins (TDI, TDO, TMS, TCK):

I/O Standard => LVTTL

Drive Strength => 12 mA

Slew Rate => Fast

Other than Virtex-II Pro and Spartan-3, these settings also apply to unconfigured I/Os during EXTEST and SAMPLE/PRELOAD. After configuration, use the IBIS models with the I/O standard, drive strength, and slew rate that have been specified in the user design. For Virtex-II Pro and Spartan-3, use LVCMOS25, 12 mA, and fast slew rate.

AR# 12085
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article