General Description: When using the EDIF flow, I am unable to create a post-route EDIF/VHDL/Verilog (timing) simulation netlist.
Solution
This can be done by running NGD2VHDL, NGD2EDIF, or NGD2VER from the command line. Please see the Development System Reference Guide for details on how to do this for each individual program.