We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12385

4.1i Virtex-II PAR - Guided PAR crashes on a PC, or "INTERNAL_ERROR:SpeedCalc:basndmain.c:240:1.29 - getloaddelay called..." is reported.


Keywords: SpeedCalc, basndmain, 240, FPGA Editor, RT_SIGFILE

Urgency: Hot

General Description:
A problem has been identified that is known to cause one of the following failure modes:

1. A system crash on PCs while a guide design is loaded during Guided PAR or while running the Modular Design flow.

2. Fatal errors while routing in FPGA Editor or while running PAR when using the RT_SIGFILE feature:

INTERNAL_ERROR:SpeedCalc:basndmain.c:240:1.29 - getloaddelay called, loadpin not routed on signal uclkgen176/clk_32m

FATAL_ERROR:SpeedCalc:basndmain.c:243:1.29 - An application has called the delaycalculator routine incorrectly. Please report this problem against the application currently running such as the router or timing analyzer.


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 2.
AR# 12385
Date 10/20/2008
Status Archive
Type General Article