UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12576

Cadence Conformal - Support for the Xilinx/Conformal formal verification flow

Description

General Description: 

How do I obtain technical support for the Verplex/Xilinx formal verification flow?

Solution

Xilinx supports gate (post-PAR) to gate (post-PAR) verification using the Conformal LEC tool. 

 

For any other verification (RTL to RTL, RTL to GATE, RTL to Post-Synthesis, Post-Synthesis to Gate), please contact Cadence to see if the desired verification flow is supported.

AR# 12576
Date Created 08/29/2007
Last Updated 03/03/2014
Status Archive
Type General Article