UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12585

4.1i Constraints Editor - The LVDS CLK input is not displayed as a clock

Description

General Description:

In the Constraints Editor, the LVDS input clocks in Virtex-II (clk_p and clk_n) do not appear in the Global tab; instead, they appear in the Ports tab. How can I ensure that these clocks appear in the Global tab?

Solution

This problem is fixed in the latest 4.1i Service Pack, available at:

http://support.xilinx.com/support/techsup/sw_updates.

The first service pack containing the fix is 4.1i Service Pack 2.

AR# 12585
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article