UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12648

4.1i XST XC9500 - Using a transparent latch with an asynchronous set leads to incorrect implementation

Description

Keywords: XC9500, XST, latch, asynchronous set

Urgency: Standard

General Description:
When using a transparent latch with an asynchronous set, the XST will incorrectly infer the asynchronous set.

Please note: The following only applies to the Xilinx XC9500 family of devices (XC9500/XL/XV).

Solution

This is fixed in 4.2i.

To work around this situation in 4.1i, manually instantiate the LDCP component. You may look up the component in the on-line libraries guide to determine port naming. To access the libraries guide, go to http://www.support.xilinx.com/, then select "Software Manuals".

The following is an example of VHDL declaration:

component LDCP
port (Pre : in std_logic; D: in std_logic; G: in std_logic;
CLR : in std_logic; Q: out std_logic);
end component;
AR# 12648
Date Created 09/24/2001
Last Updated 08/05/2003
Status Archive
Type General Article