UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 12653: 4.1i CPLD XC9500XL - "-5" timing values have changed to match data sheet values

AR# 12653

4.1i CPLD XC9500XL - "-5" timing values have changed to match data sheet values

Description

Keywords: CPLD, XC9500XL, -5, timing

XC9500XL speed grade "-5" timing values have been corrected to match device data sheets.

Solution

The original XC9500XL-5 speed files in 3.1 had overly aggressive tCO and fSYS timing that did not match the published data sheet values. The speed in subsequent software contain the correct values for the parameters.
AR# 12653
Date 07/17/2006
Status Archive
Type ??????

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked