UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12713

Synopsys Formality/Verplex Conformal - Formal Verification fails while checking the post-PAR design

Description

General Description: 

Formal Verification fails while checking the post-PAR design.

Solution

This problem can occur when the "-dp" option has been used in MAP. This option causes a pattern of "LUT driving a flip-flop" to get mapped into unused block RAMs. Since the formal verification tools cannot map the logic inside the block RAM to the RTL netlist, errors will be reported.  

 

To work around this problem, do not use the "-dp" option in MAP.

AR# 12713
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article