General Description: I am using an ABEL-Verilog flow. When I invoke MXE for functional or timing simulation, it fails whenever the top module name contains any upper-case letters.
During the conversion from ABEL to Verilog, the module name is changed to lower-case characters; this creates a name mismatch, as Verilog is case-sensitive (unlike VHDL).