We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 12880

4.1i FPGA Editor - While routing, the default cleanup cost is set to 1


Keywords: cleanup, cost, routing, 1

Urgency: Hot

General Description:
When I run the route inside of FPGA Editor, the default clean cost value is set to 1. This causes the base router to take a long time to complete or to hang. How can I avoid this?


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 2.
AR# 12880
Date 10/08/2003
Status Archive
Type ??????