UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13030

4.1i ChipScope - Error: "Core 0.0 is not valid or supported. Please verify that the instruction register lengths in the JTAG chain are properly specified."

Description

Keywords: ChipScope, 4.1i, core, 0.0, valid, supported, verify, instruction, register, length, JTAG, chain, properly, specified, inserter, Core Inserter, inserted, not, Analyzer

Urgency: Standard

General Description:
When I use the ChipScope Core Inserter, no ILA or ICON core appears in the design when I view it in FPGA Editor. Additionally, when I try to run the ChipScope Analyzer, the following error is reported:

"Core 0.0 is not valid or supported. Please verify that the instruction register lengths in the JTAG chain are properly specified."

Solution

When you create a new ChipScope project with Core Inserter and choose the location of the netlist, the program will select a default destination for the "output design netlist" and "output directory". However, the "output design netlist" is writing the NGO file to the wrong directory, so the implementation tools are not picking up a ChipScope core in the design.

To correct this, modify the default "output design netlist" path when you use Core Inserter to point to the netlist.

The path will be: <Project Directory>_ngo\project.ngo
The path should be: <Project Directory>\_ngo\project.ngo

Adding the backslash character ("\") will allow the implementation tools to see the .ngo file that contains the ChipScope core information.
AR# 13030
Date Created 08/29/2007
Last Updated 09/30/2005
Status Archive
Type ??????