.vhd(#): No default binding for component: ''."">


We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13034

ModelSim (MXE, SE, PE) - "WARNING[1]: .vhd(#): No default binding for component: ''."


When I compile a VHDL design that contains instantiated primitives, the following warning occurs:

"WARNING[1]: <design>.vhd(#): No default binding for component: "<primitive>". (No entity named "<primitive>" was found.)"

When I load the design, the following warning occurs:

"** Warning: Component <name> is not bound."


When you instantiate primitives in a VHDL file, you must also add the following library statement to the file:

library UNISIM;


This error can also occur if the ISE Simulation libraries are not compiled or mapped correctly.

This error can also occur if the instantiation does not match the component declaration of the primitive. In this case, the error message will include information on which pins are missing.

AR# 13034
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked