We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 13035

4.1i CORE Generator - Multiply Generator v4_0: MULT18X18S is not generated, even though CE Overrides is disabled


Keywords: CORE Generator, COREGen, multiplier, MULT18X18S, CE, override, SCLR, 4.1

Urgency: Standard

General Description:
If a multiplier is created with no clock enable and no clear, then the MULT18X18S should be used, given appropriate settings for the other parameters. If ce_overrides is set to CE_Overrides_SCLR (the GUI default), then a MULT18X18 is used instead, even though the multiplier has no CE and no SCLR.


To obtain the desired behavior using the GUI, you must turn on clock enable and SCLR, change the "ce_overrides" to "SCLR_Overrides_CE", then turn off clock enable and SCLR.

This problem should be fixed in next version of Multiply Generator v5_0, which is expected to be released at the end of February, 2002.

Please see (Xilinx Answer 13036) for related issues.
AR# 13035
Date 10/09/2003
Status Archive
Type General Article