We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13056

2.1 System Generator for DSP - Known Issues List


Keywords: SysGen, MATLAB, Simulink, errata, KI

Urgency: Standard

General Description:
This Answer Record contains a list of Known Issues for System Generator v2.1.


1. Synplify Pro 7.0 is changing my register behavior (FDSE to an FD), which causes simulation mismatches.
Please see (Xilinx Answer 12953)

2. My masked subsystem leaves unused optional ports disconnected, causing simulation or implementation problems.
Please see (Xilinx Answer 13233)

3. My System Generator design contains a Sine/Cosine block; MAP reports an error similar to the following:
"ERROR:Pack:679 - Unable to obey design constraints."
Please see (Xilinx Answer 12596)

4. When does the multiplier block utilize embedded Virtex-II multipliers (MULT18x18S)?
Please see (Xilinx Answer 13112)
AR# 13056
Date 06/22/2004
Status Archive
Type General Article
Page Bookmarked