We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13216

4.2i ISE Project Navigator - VHDL components are not picked up correctly


Keywords: VHDL, order, components, XST, hierarchy

Urgency: Standard

General Description:
When I use a standard top-level VHDL code with XST, the top level does not pick up the lower level components if the instantiations of the components occur after a process.



This problem has been fixed in the ISE 5.1i software.

You may also work around the problem by changing the order of the VHDL code so the processes are located at the end.


The problem occurs because Project Navigator cannot correctly interpret the keyword component if this is used in the actual instantiation in the main body.

For example:

U1: component a
port map ( .....

This should be:

U1 : a
port map (....
AR# 13216
Date 08/11/2003
Status Archive
Type General Article