UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13250

4.1i ISE SP2 HDL Editor - Various wires are incorrectly highlighted (in pink) as system functions

Description

Keywords: reserved, keyword, ISE, HDL Editor, Project Navigator, ProjNav, color, function, system task, Verilog, pink

Urgency: Standard

General Description:
When I write Verilog in ISE 4.1i SP2 HDL Editor, system tasks and functions are highlighted in pink, even when the leading "$" is not used.

For example, if the name "write" is used in Verilog source code, the color turns to pink. "$fwrite" and "$write" should be highlighted, but "write" should not be.

Is this a Xilinx reserved word?

Solution

The HDL Editor data file incorrectly interprets "write" and other function and system task names as functions, even though they do not have a leading "$".

This is a only a visual bug, and it does not affect any other functions.
AR# 13250
Date Created 11/26/2001
Last Updated 08/11/2003
Status Archive
Type General Article