General Description: I am using the Foundation Aldec GUI. If I select Design -> Options -> Simulation, I can choose one of many different simulation tools. How do the various simulator options affect the back-annotated netlist?
Solution
Depending upon the simulation tool selected, the simulation options listed under the "Edit Options" button are automatically set.
For example, if "Verilog-XL" is selected, the "Include 'uselib directive in Verilog file" option is automatically set. If "ModelSim Verilog" is chosen, this option is not set.
These options are then passed on to NGD2VHDL, NGD2EDIF, or NGD2VER.
Was this Answer Record helpful?
AR# 13288
Date
08/11/2003
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more