UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13609

CPLD - What are some items to check when my timing simulation results in incorrect logic?

Description

What are some items to check when my timing simulation results in incorrect logic?

Solution

1. If registers do not appear to be toggling, see (Xilinx Answer 15564).

2. Re-implement the design with the fastest speed-grade device (perhaps a logic path is not running quickly enough).

3. Re-implement the design with the optimization strategy set to "Speed" rather than to "Balance" or "Density." This will instruct the fitter to flatten logic, resulting in faster overall logic paths.

4. Re-implement with macrocells set to high-speed (instead of low-power) mode.

NOTE: This applies only to the XC9500/XL/XV families.

5. Slow the clock frequency. This helps to determine if setup time violations exist.

6. Add or tighten timing constraints on failing paths.

AR# 13609
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article